[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / sd.h

require64;
mmu.store_uint64(RB+SIMM, RA);