[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / sgninj_d.h

require_fp;
FRDR = (FRS1 &~ INT64_MIN) | (FRS2 & INT64_MIN);