[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / sgnmul_s.h

require_fp;
FRDR = FRS1 ^ (FRS2 & (uint32_t)INT32_MIN);