Merge pull request #177 from riscv/debug_auth

[riscv-isa-sim.git] / riscv / insns / sh.h

MMU.store_uint16(RS1 + insn.s_imm(), RS2);