[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / sh.h

mmu.store_uint16(RS1+SIMM, RS2);