Use WRITE_RD/WRITE_FRD macros to write registers

[riscv-isa-sim.git] / riscv / insns / sll.h

WRITE_RD(sext_xprlen(RS1 << (RS2 & (xprlen-1))));