Update README
[riscv-isa-sim.git] / riscv / insns / sll.h
1 WRITE_RD(sext_xlen(RS1 << (RS2 & (xlen-1))));