[sim] fixed bug in which shift operands were reversed

[riscv-isa-sim.git] / riscv / insns / sll.h

require64;
RDR = RS1 << (RS2 & 0x3F);