[sim] renamed sllv to sll (same for other shifts)

[riscv-isa-sim.git] / riscv / insns / sllw.h

RC = sext32(RB << (RA & 0x1F));