[sim] fixed bug in which shift operands were reversed

[riscv-isa-sim.git] / riscv / insns / sllw.h

RDR = sext32(RS1 << (RS2 & 0x1F));