Fix debug reset.

[riscv-isa-sim.git] / riscv / insns / slt.h

WRITE_RD(sreg_t(RS1) < sreg_t(RS2));