[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / slt.h

RC = sreg_t(cmp_trunc(RA)) < sreg_t(cmp_trunc(RB));