Fix debug reset.

[riscv-isa-sim.git] / riscv / insns / slti.h

WRITE_RD(sreg_t(RS1) < sreg_t(insn.i_imm()));