[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / sltiu.h

RA = cmp_trunc(RB) < cmp_trunc(SIMM);