[xcc, sim] changed instruction format so imm12 subs for rs2
[riscv-isa-sim.git] / riscv / insns / sltiu.h
1 RDI = cmp_trunc(RS1) < cmp_trunc(SIMM);