Simplify RV32 comparisons
[riscv-isa-sim.git] / riscv / insns / sltiu.h
1 WRITE_RD(RS1 < insn.i_imm());