[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / sltu.h

RDR = cmp_trunc(RS1) < cmp_trunc(RS2);