Merge pull request #177 from riscv/debug_auth
[riscv-isa-sim.git] / riscv / insns / sltu.h
1 WRITE_RD(RS1 < RS2);