Update README

[riscv-isa-sim.git] / riscv / insns / sltu.h

WRITE_RD(RS1 < RS2);