[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / sra.h

RC = sext32(sreg_t(RB) >> SHAMT);