clean up shift instruction implementation

[riscv-isa-sim.git] / riscv / insns / srai.h

require(SHAMT < xlen);
WRITE_RD(sext_xlen(sext_xlen(RS1) >> SHAMT));