[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / srai.h

require64;
RDI = sreg_t(RS1) >> SHAMT;