[xcc,sim] rv64 'w' instruction semantics changed

[riscv-isa-sim.git] / riscv / insns / sraiw.h

require_xpr64;
RD = sext32(int32_t(RS1) >> SHAMTW);