[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / sraw.h

RDR = sext32(sreg_t(RS2) >> (RS1 & 0x1F));