[sim] fixed bug in which shift operands were reversed

[riscv-isa-sim.git] / riscv / insns / sraw.h

RDR = sext32(sreg_t(RS1) >> (RS2 & 0x1F));