[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / srl.h

require64;
RDR = RS2 >> (RS1 & 0x3F);