[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / srliw.h

RD = sext32((uint32_t)RS1 >> SHAMTW);