[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / srliw.h

RDI = sext32((uint32_t)RS1 >> SHAMTW);