[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / srlv.h

RC = sext32(RB >> (RA & 0x1F));