[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / srlw.h

RD = sext32((uint32_t)RS1 >> (RS2 & 0x1F));