Fix debug reset.

[riscv-isa-sim.git] / riscv / insns / subw.h

require_rv64;
WRITE_RD(sext32(RS1 - RS2));