[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / sw.h

mmu.store_uint32(RB+SIMM, RA);