[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / truncu_w_d.h

require_fp;
FRDR = f64_to_ui32_r_minMag(FRS1,true);
set_fp_exceptions;