[libs,opcodes,pk,sim,xcc] add mov*,fmov*, shuffle vec insts
[riscv-isa-sim.git] / riscv / insns / vflsegstw.h
1