[libs,opcodes,pk,sim,xcc] add mov*,fmov*, shuffle vec insts

[riscv-isa-sim.git] / riscv / insns / vflstd.h

require_vector;
require_fp;
VEC_LOAD(FRD, load_int64, RS2);