[libs,opcodes,pk,sim,xcc] add mov*,fmov*, shuffle vec insts
[riscv-isa-sim.git] / riscv / insns / vsh.h
1 require_vector;
2 VEC_STORE(RD, store_uint16, 2);