projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git] / riscv / insns / xor.h
1 WRITE_RD(RS1 ^ RS2);
Simple-V augmented version of spike