Add support for virtual priv register. (#59)
[riscv-isa-sim.git] / rvc / insns / c_and3.h
1 require_rvc;
2 CRDS = CRS1S & CRS2BS;