Add support for virtual priv register. (#59)
[riscv-isa-sim.git] / rvc / insns / c_lw.h
1 require_rvc;
2 CRDS = mmu.load_int32(CRS1S+CIMM5*4);