Add support for virtual priv register. (#59)
[riscv-isa-sim.git] / rvc / insns / c_srli32.h
1 require_rvc;
2 require_xpr64;
3 CRDS = CRDS >> (32+CIMM5U);