Add support for virtual priv register. (#59)
[riscv-isa-sim.git] / rvc / insns / c_swsp.h
1 require_rvc;
2 mmu.store_uint32(XPR[30]+CIMM6*4, CRS2);