debug: Add fence and fence.i to ensure Debug RAM is ready.
[riscv-isa-sim.git] / softfloat / s_commonNaNToF64UI.c
1