Implement 1W/1R with a transparent (or not) read port.
[soc.git] / unused_please_ignore_completely / __init__.py
1