Add separate memory clock register to SYSCON
[soc.git] / unused_please_ignore_completely / __init__.py
1