projects
/
riscv-isa-sim.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Allow querying the mmu configuration chosen during the build. (#191)
[riscv-isa-sim.git]
/
riscv
/
mmu.h
diff --git
a/riscv/mmu.h
b/riscv/mmu.h
index d275ab2baa2e412319c0a6ada72f41b932058e14..a3f06c60e9d920ea81f78ee7c284ea4e46085fcf 100644
(file)
--- a/
riscv/mmu.h
+++ b/
riscv/mmu.h
@@
-53,7
+53,7
@@
class trigger_matched_t
class mmu_t
{
public:
class mmu_t
{
public:
- mmu_t(sim_t* sim, processor_t* proc);
+ mmu_t(sim
if
_t* sim, processor_t* proc);
~mmu_t();
inline reg_t misaligned_load(reg_t addr, size_t size)
~mmu_t();
inline reg_t misaligned_load(reg_t addr, size_t size)
@@
-239,8
+239,26
@@
public:
void register_memtracer(memtracer_t*);
void register_memtracer(memtracer_t*);
+ int is_dirty_enabled()
+ {
+#ifdef RISCV_ENABLE_DIRTY
+ return 1;
+#else
+ return 0;
+#endif
+ }
+
+ int is_misaligned_enabled()
+ {
+#ifdef RISCV_ENABLE_MISALIGNED
+ return 1;
+#else
+ return 0;
+#endif
+ }
+
private:
private:
- sim_t* sim;
+ sim
if
_t* sim;
processor_t* proc;
memtracer_list_t tracer;
uint16_t fetch_temp;
processor_t* proc;
memtracer_list_t tracer;
uint16_t fetch_temp;