projects
/
riscv-isa-sim.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
| inline |
side by side
Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git]
/
riscv
/
insns
/
flt_s.h
diff --git
a/riscv/insns/flt_s.h
b/riscv/insns/flt_s.h
index 52eee5d34600f7ac8efca0f2bd974801fa526b27..7a2178521c0e930a80cc256f6fe21fced6e50750 100644
(file)
--- a/
riscv/insns/flt_s.h
+++ b/
riscv/insns/flt_s.h
@@
-1,3
+1,3
@@
require_fp;
-
RD = f32_lt(FRS1, FRS2
);
+
WRITE_RD(f32_lt(FRS1, FRS2)
);
set_fp_exceptions;