Add writable ibuf and data registers.
[riscv-isa-sim.git] / riscv / debug_defines.h
2017-02-09 Tim NewsomeServe up a correct dmcontrol register.