Fix debug reset.
[riscv-isa-sim.git] / riscv / insns / c_and.h
2015-10-02 Andrew Watermanwork towards rvc 1.8