[xcc, sim] changed instruction format so imm12 subs for rs2
[riscv-isa-sim.git] / riscv / insns / mffh_d.h
2010-09-21 Andrew Waterman[xcc, sim] changed instruction format so imm12 subs...
2010-09-11 Andrew Waterman[sim, xcc] Added mffh.d/mtflh.d; fixed FP ABI for 32-bit
2010-09-11 Yunsup Lee[opcodes,xcc,sim] mffh.d,mtfh.d added (broken commit)