Fix incorrect upper limit for loop on interactive int register display.
[riscv-isa-sim.git] / rvc /
2013-07-26 Andrew WatermanRip out RVC for now